智慧半導體奈米系統技術研究中



2020 Symposium of Center for Semiconductor Technology Research

14:30~15:00

Interface Engineering of ALD AlN on WS₂ FETs

Shin-Yuan Wang ¹, Chen-Han Chou ², Kuan-Sheng Li³, Shu-Tong Chang⁴, Ying-Tsan Tang^{5*}, Shu-Jui Chang^{2*}, Jiun-Yun Li⁶, Wen-Fa Wu⁵, Wen-Kuan Yeh⁵, Chenming Hu^{2,7}

¹Dept. of Electronics Eng., National Chiao-Tung University, Taiwan; ²Internation College of Semiconductor Technology, National Chiao-Tung University, Taiwan;

³Dept. of Material Science & Eng., National Chiao-Tung University, Taiwan; ⁴Dept. of Electrical Eng., National Chung Hsing University, Taiwan; ⁵Taiwan Semiconductor Research Institute, Taiwan;

⁶ Dept. of Electronics Eng., National Taiwan University, Taiwan;

⁷ Dept. of Electrical Eng. and Computer Science, University of California, Berkeley,

USA;

Email: syw1009.ee08g@nctu.edu.tw;

Abstract

For the development of advance two-dimensional (2D) electronic devices, the high-quality high- κ dielectric on 2D materials is essential. However, the growth mechanism on 2D materials by atomic layer deposition (ALD) has not been fully investigated. In this work, the 2D AlN interfacial layer on WS₂ was successfully formed by ALD for the first time. The 250 °C plasma-enhanced ALD (PEALD) 2D AlN on WS₂ demonstrates the feasibility of using low temperature ALD process to deposit high- κ dielectric directly on transition metal dichalcogenide (TMD) material. Comparing to h-BN, 2D-AlN is more suitable for IC fabrication process due to the low process temperature. The key is lattice matching between the TMD (WS₂) and the dielectric (AlN). Atomistic simulation reveals lower band distortion of WS₂ by 2D AlN interfacial layer (IL) than 2D h-BN IL, which has poorer lattice match with WS₂. The consequences are better transistor subthreshold swing and current drive. Experimental and theoretical results all indicate that the use of ALD 2D IL in TMD transistor gate stack is a promising step toward the development of future dense 3D IC.